UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/583,844	06/22/2006	Philippe Le Roy	PF030184	6282
<sup>24498</sup> Thomson Licen	7590 08/04/200 sing LLC	EXAMINER		
P.O. Box 5312		SIM, YONG H		
Two Independence Way PRINCETON, NJ 08543-5312			ART UNIT	PAPER NUMBER
			2629	
			MAIL DATE	DELIVERY MODE
			08/04/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/583,844	LE ROY ET AL.			
		Examiner	Art Unit			
		YONG SIM	2629			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
	Posnonsivo to communication(s) filed on 22 A	pril 2000				
· · · · · · · · · · · · · · · · · · ·	Responsive to communication(s) filed on <u>23 April 2009</u> .  This action is <b>FINAL</b> .					
′=	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
3)						
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
4)⊠	☑ Claim(s) <u>1-13</u> is/are pending in the application.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
	5) Claim(s) is/are allowed.					
	6)⊠ Claim(s) <u>1-13</u> is/are rejected.					
· · · · · · · · · · · · · · · · · · ·	Claim(s) is/are objected to.					
·		n alastian naguinanant				
8)	Claim(s) are subject to restriction and/o	r election requirement.				
Applicati	on Papers					
9)□	The specification is objected to by the Examine	ır.				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
		÷ , ,	* *			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority ι	ınder 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2)  Notic 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	ate			

### **DETAILED ACTION**

# Response to Arguments

1. Applicant's arguments filed 4/23/2009 have been fully considered but they are not persuasive.

With respect to the Applicant's argument regarding claim 1, the Applicant argues that Koyama fails to teach "the modulation transistors, being arranged in columns associated with the columns of light emitters and being aligned on the substrate according to a guiding line," and 'the compensating transistor of a given column is formed in the extension of the line-arrangement of the said modulation transistors of said given column according to the said same guiding line.

However, Examiner respectfully disagrees. As previously pointed out in the Office Action, Koyama teaches in Para 0076 and figures 1 and 4 that the alignment of the modulation transistor would be aligned according to a vertical guiding line (See Fig. 4). Also, Koyama teaches in Fig. 9 and Para 0118; "The portion 118 of the source signal line driving circuit is composed of a correction TFT 914." Meaning, the portion 118 of the source signal line driving circuit is an extension of the modulation transistor aligned in the vertical column as show in Fig. 4.

Therefore, Koyama clearly teaches the claim as currently recited.

Examiner respectfully thanks the Applicants for the kind and through explanation of the specific advantages of such arrangement of

claim 1. However, Examiner respectfully notes that said advantages are not specifically recited in the claim. Therefore, based upon broadest reasonable interpretation, Koyama appropriately teaches and reads on the claim limitations of claim 1.

With respect to the Applicant's argument regarding claim 6, the Applicant argues that Hatano does not teach "the formation of a compensating transistor of a given column in the extension of the linearrangement of the modulation transistors of the given column according to the same guiding line as the guiding line according to which the modulation transistors of the given column are aligned on the substrate, because Hatano et al. does not disclose any compensation transistor."

However, Examiner respectfully disagrees. Hatano reference was introduced to cure Koyama's deficiency of a specific fabrication method as described in claim 6. Since Koyama already discloses said compensating transistor, it would have been obvious to one of ordinary skill in the art to incorporate the fabrication method as described by Hatano into the light emitters as taught by Koyama.

The Applicant further argues that Hatano fails to teach "compensating transistors are aligned in one and the same heating surface, the guiding alignment line extending approximately perpendicularly to the direction of the movement of the laser beam."

However, Examiner respectfully disagrees. Hatano teaches in Para 0007 – 0008 that the fabrication process is performed on one insulating substrate and the excimer laser light is irradiated in one direction (an x direction), which would be perpendicular to a vertical column.

Therefore, the argument is moot.

With respect to the Applicant's argument regarding claim 7 and 12, the Applicant argues that "using an orientation of the channel parallel to the guiding line make it easier to insert the transistors on the rectangular surfaces heated by the laser beam, because these heated rectangular surfaces are narrow and may be narrower than the length of the channels to fabricate. Therefore, using such an orientation of the channel parallel to the guiding line 72 enhance still further the similarities of the threshold trigger voltage Vth48 of the compensating transistors of the same column, then providing a further enhancement of the compensation of the threshold trigger voltage Vth14,.. as stated in the Applicant's specification at page 13, lines 33 - 37."

However, Examiner respectfully disagrees. The Applicant's specification accurately recites in page 13, lines 26 – 37, "the modulation transistors 14, 24 and 34 and the compensating transistor 48 are produced such that their drain channel has a main axis approximately perpendicular to the direction 68 of movement of the laser beam.

Therefore, they present threshold trigger voltages having similar values

such that the compensating transistor 48 is able to compensate for the threshold trigger voltages of the all the modulation transistors 14, 24, 34 of a column of light emitters." The specification recites no such advantages as described above by the Applicants.

Therefore, the argument is moot and the previous rejection is maintained.

With respect to the Applicant's argument regarding claims 9 – 10, the Applicant argues that the combined teachings of Koyama and Lo fails to teach "the gate electrode of the said initialization transistor being connected to a current-carrying electrode and to the addressing electrode of a column of light emitters."

However, Examiner respectfully disagrees. Although Examiner acknowledges that the gate electrode may not shown to be directly electrically connected to said address electrode, considering the pixel circuit of claim 1 as a whole, the gate electrode is indeed electrically connected to the address electrode through other switches. The claim does not explicitly and specifically recite that the electrode is "directly electrically connected."

Therefore, the argument is moot and the previous rejections are maintained.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-5, 8, 11, and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by Koyama et al (U.S. Publication # 2003/0107534), hereinafter referenced as Koyama.

Regarding **claim 1**, Koyama discloses:

light emitters arranged as rows of light emitters and columns of light emitters to form an array of light emitters [figures 9 and 4],

a silicon substrate on which control means to control the emissions of the light emitters are fabricated [paragraph 0194],

the said control means including: means for powering the light emitters [power supply line 105, paragraph 0076, figure 9],

a plurality of addressing electrodes arranged according to the columns of light emitters, and intended to transmit a voltage representing an image datum to each column of light emitters [source signal line 106, paragraph 0076, figure 9],

a plurality of selection electrodes arranged according to the rows of light emitters, and intended to transmit a selection signal to each row of light emitters [a gate signal line 113, paragraph 0076, figure 9],

a plurality of modulation transistors, each associated with a light emitter of the array, the said modulation transistors including a gate electrode intended to be connected to an addressing electrode and two current-carrying electrodes, each modulation transistor intended to have a drain current pass through it to power the said light emitter for a voltage between its gate electrode and one of its current-carrying electrodes that is greater than or equal to a threshold trigger voltage, the said modulation transistors being arranged in columns associated with the columns of light emitters and being aligned on the substrate according to a guiding line [EL driving TFT 102, paragraph 0076, figures 1 and 4],

a load capacitor connected to the terminals of each modulation transistor and intended to set an electric potential at the gate electrode of the associated modulation transistor [capacitor 119, figure 9], and

a plurality of compensating transistors intended to compensate for the threshold trigger voltage of the modulation transistors by adjusting the charge on the capacitor, characterized in that wherein a single compensating transistor is connected to all the modulation transistors of a given column and is intended to compensate for the threshold trigger voltages of all the said modulation transistors of this column, and wherein the said compensating transistor of a given column is formed in the extension of the line-arrangement of the said

Application/Control Number: 10/583,844

Art Unit: 2629

modulation transistors of said given column according to the said same guiding line [correction TFT 914, paragraph 0101, figure 9].

Regarding **claim 2**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the control means do not include any means allowing the flow of current from any one of the addressing electrodes to the means for powering the light emitters [figure 9].

Regarding **claim 3**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the control means include at least one voltage generator connected to one or to each addressing electrode in order to transmit a voltage representing an image datum [signal input line 107, paragraph 0081, figure 9].

Regarding **claim 4**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the compensating transistor of each column of light emitters includes two current-carrying electrodes, each current-carrying electrode being connected in series between the addressing electrode of this same column and the modulation transistors of this same column [correction TFT 914, figure 9].

Regarding **claim 5**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein each compensating transistor

includes a gate electrode and two current-carrying electrodes, the gate electrode of each compensating transistor being connected to the gate electrode of all the modulation transistors of the associated column, in that one current-carrying electrode of each compensating transistor is connected to the addressing electrode of the associated column of light emitters, and in that the other current-carrying electrode of each compensating transistor is connected to its gate electrode [correction TFT 914, figure 9].

Regarding **claim 8**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the control means include initialization means for initializing the load capacitors intended to discharge all the load capacitors connected to the modulation transistors of a column [reset TFT 117, paragraph 0135, figure 9 and 10].

Regarding **claim 11**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the control means include a plurality of selection transistors having a gate electrode and two current-carrying electrodes, each selection transistor having one current-carrying electrode connected to a modulation transistor, a gate electrode connected to a selection electrode and one current-carrying electrode connected to the compensating transistor of a column of light emitters [switching TFT 111, paragraph 0076, figure 9].

Regarding **claim 13**, Koyama discloses everything as applied above (see claim 1), in addition, Koyama discloses wherein the method includes a step for applying a voltage representing an image datum to each addressing electrode of each column of light emitters [signal input line 107, paragraph 0081, figure 9].

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Koyama in view of Hatano et al (U.S Publication # 2004/0017365), hereinafter referenced as Hatano.

Regarding **claim 6**, Koyama discloses everything claimed as applied above (see claim 1), however, Koyama fails to disclose "wherein the said modulation transistors and the said associated compensating transistor are fabricated on a polycrystalline silicon substrate obtained by heating an amorphous silicon substrate, using a laser beam, the said beam being intended first to heat a first rectangular heating surface of the substrate, then to move in a

direction of movement and then to heat a second rectangular heating surface, and in that the said modulation transistors associated with the light emitters of a given column and the associated compensating transistor are aligned in one and the same heating surface, the guiding alignment line extending approximately perpendicularly to the direction of movement of the laser beam."

In a similar field of endeavor, Hatano discloses wherein the said modulation transistors and the said associated compensating transistor are fabricated on a polycrystalline silicon substrate obtained by heating an amorphous silicon substrate, using a laser beam, the said beam being intended first to heat a first rectangular heating surface of the substrate, then to move in a direction of movement and then to heat a second rectangular heating surface, and in that the said modulation transistors associated with the light emitters of a given column and the associated compensating transistor are aligned in one and the same heating surface, the guiding alignment line extending approximately perpendicularly to the direction of movement of the laser beam [paragraph 0007-0008, figures 34A-B].

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Koyama by specifically providing "wherein the said modulation transistors and the said associated compensating transistor are fabricated on a polycrystalline silicon substrate obtained by heating an amorphous silicon substrate, using a laser beam, the said beam being intended first to heat a first rectangular heating surface of the substrate, then to move in a direction of movement and then to heat a second rectangular heating

Application/Control Number: 10/583,844

Art Unit: 2629

surface, and in that the said modulation transistors associated with the light emitters of a given column and the associated compensating transistor are aligned in one and the same heating surface, the guiding alignment line extending approximately perpendicularly to the direction of movement of the laser beam", as taught by Hatano, for the purpose of improving the performance of the TFT's [Hatano, paragraph 0011-0012].

Claims 7 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koyama.

Regarding **claim 7**, Koyama discloses everything claimed as applied above (see claim 1), in addition, Koyama discloses wherein the said modulation transistors and the said associated compensating transistor each include a channel between two layers of doped material, the said channel being connected to their gate electrode, and in that the channel of the modulation transistors of a column and the channel of the associated compensating transistor have a main axis approximately parallel to the said guiding line [EL driving TFT 102 and correction TFT 101, figure 9].

Koyama does not disclose expressly the main axis is parallel to the guiding line (side of the substrate).

At the time the invention was made, it would have been an obvious matter of design choice to a person of ordinary skill in the art to change the orientation of the transistors because Applicant has not disclosed that the specific

orientation claimed provides an advantage, is used for a particular purpose, or solves a stated problem. One of ordinary skill in the art, furthermore, would have expected Applicant's invention to perform equally well with a different transistor orientation because it would not have a significant, if any, impact of the performance of the circuit.

Therefore, it would have been an obvious matter of design choice to modify Koyama to obtain the invention as specified in claim 7.

Regarding claim 12, Koyama disclose everything claimed as applied above (see claim 1), however, Koyama fails to disclose wherein the light emitters are organic electroluminescent diodes. The Examiner takes official notice that it would have been obvious to one of ordinary skill in that art at the time the invention was made implement the display device as taught by Koyama with organic EL elements (Koyama teach using EL elements) for the purpose of, among other reasons, improving power consumption.

Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koyama in view of Lo (U.S Patent # 6,937,215), hereinafter referenced as Lo.

Regarding **claim 9**, Koyama discloses everything claimed as applied above (see claim 8), in addition, Koyama discloses wherein the initialization means include an initialization transistor having a gate electrode and two current-

Application/Control Number: 10/583,844

Art Unit: 2629

carrying electrodes, one current-carrying electrode of the said initialization transistor being connected to the gate electrode of the modulation transistors of the said column [reset TFT 117, figure 1], however, Koyama fails to disclose "the gate electrode of the said initialization transistor being connected to a current-carrying electrode and to the addressing electrode of a column of light emitters."

In a similar field of endeavor, Lo discloses the gate electrode of the said initialization transistor being connected to a current-carrying electrode and to the addressing electrode of a column of light emitters [reset TFT T4, column 4, lines 55-59, figure 1].

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Koyama by specifically providing "the gate electrode of the said initialization transistor being connected to a current-carrying electrode and to the addressing electrode of a column of light emitters", as taught by Lo, for the purpose of providing a circuit for precisely compensating for the threshold voltage of the TFT's [Lo, column 3, lines 23-29].

Regarding **claim 10**, Koyama discloses everything claimed as applied above (see claim 8), however, Koyama fails to disclose "wherein the initialization means include a diode, the cathode of which is connected to the gate electrode of the modulation transistors and the anode of which is connected to the addressing electrode of a column of light emitters."

In a similar field of endeavor, Lo discloses wherein the initialization means include a diode, the cathode of which is connected to the gate electrode of the

modulation transistors and the anode of which is connected to the addressing electrode of a column of light emitters [reset TFT T4, column 4, lines 55-59, figure 1].

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Koyama by specifically providing "wherein the initialization means include a diode, the cathode of which is connected to the gate electrode of the modulation transistors and the anode of which is connected to the addressing electrode of a column of light emitters", as taught by Lo, for the purpose of providing a circuit for precisely compensating for the threshold voltage of the TFT's [Lo, column 3, lines 23-29].

#### Conclusion

2. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to YONG SIM whose telephone number is (571)270-1189. The examiner can normally be reached on Monday - Friday (Alternate Fridays off) 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/YONG SIM/ Examiner, Art Unit 2629

/Amr Awad/ Supervisory Patent Examiner, Art Unit 2629 Application/Control Number: 10/583,844 Page 17

Art Unit: 2629

8/3/2009